Abstract: This paper is focused on the creation of Spiking Neural Networks (SNN) in hardware due to their advantages for certain problem solving and their similarity to biological neural system. One of the main uses of this neural structure is pattern classification. The chosen model for the spiking neuron is the Spike Response Model (SRM). For SNN design and implementation, a software application has been developed to provide easy creation, simulation and automatic generation of the hardware model. VHDL was used for the hardware model. This paper describes the functionality of SNN and the design procedure followed to obtain a working neural system in both software and hardware. Designed VHDL code is fully synthesizable; it has been tested with Xilinx ISE implementation software. Final results show some applications showing the ability of SNN for pattern recognition as well as their performance and occupation in FPGA.
INTRODUCTION
The use of Spiking Neural Networks (SNN) is growing due to their ability to solve different problems in the area of pattern classification, system prediction, machine control, image processing, etc. The term Artificial Neural Networks has two meanings, it can refer to the Artificial Neural Networks with sigmoidal neuron (Tommiska, 2003) which are not covered in this paper, or it can refer to an artificial implementation of different neural structures such as SNN. Spiking Neural Networks are inspired in the biological neural system, trying to obtain a computational system able to replicate the behavior of biological neurons for both information transmission among neurons and internal neuron signal processing. Nowadays, the behavior of the biological neural system is well known (Arbib et al., 2002) and thus, a modeling can be done.
Several applications have been developed using SNN, some authors use them for image recognition and operation (Meftah et al., 2008; Perrinet, 2009) or conjunction detection (Bothe et al., 2002) where an application solving so-called binding-problem is presented. In (Meftah et al., 2008) , an interesting interpretation of RGB values of every image pixel by the neural structure is described. (Perrinet, 2009 ) presents retinal coding and image processing with the most information in the shortest time. The strong side of SNN is filtering, which can be applied to image processing with different receptive fields models (Wu et al., 2008) . A very fast and adaptive image processing with multi-view pattern recognition can be achieved (Wysoski et al., 2008) , two cameras were used as an input to obtain a three-dimension picture like a human.
Hardware implementation for SNN is an interesting topic because real time operation can be achieved and standalone hardware systems can be created for on-line tasks. Some of the image recognition systems have been implemented in VLSI chips (Vogelstein et al., 2005) . Since the Spiking Neural Networks are an implementation of real biological neural system, they can be applied to almost every field, for instance, its wide usage can be found in robotics for machine control movement as in (Floreano et al., 2001; Hagras et al., 2009 ). Other applications including navigation tasks or obstacle avoidance by robots (Roggen et al., 2004) have also been developed.
Apart from adequate SNN algorithm modeling, hardware implementation requires specific design. A good background to SNN in FPGA structures is given in (Bellis et al., 2004) . Some hardware description language aspects are covered in (Bailey et al., 2008; Gómez Casado, 2008) where a detailed hardware implementation is described. In this paper, Spike Response Model (SRM) is used (Gerstner et al., 2002) . This work was motivated by the need of developing a working spiking neural structure in hardware and also by providing a connection between it and the software application where a neural network can be easily designed, simulated and migrated to a hardware system by generating custom VHDL code according to the design specifications. This paper is not focused on the learning algorithm for weight update, typically, Spike-Timing Dependent Plasticity (STDP) algorithm (Song et al., 2002) is used as a learning rule for the network training process. At the moment, another limitation concerns to the learning algorithm. The STDP algorithm should adjust weights adequately and assign every output neuron to every pattern form training set. This algorithm has been designed in the software application, but not for hardware implementation yet. The STDP algorithm can be implemented with two additional FIFO queues for every synapse. These FIFO will remember the pre and postsynaptic spikes history according to τ-and τ+ constants so that the STDP function could be calculated using a simplified piece-wise linear function as in (Vogelstein et al., 2003) .
